The cutoff frequency of the output LC filters of PWM inverters limits the control bandwidth of the converter system while it attenuates voltage ripples that are caused by inverter switching activities. For a selected cutoff frequency of an output LC filter, an infinite number of L-C combinations is possible. This paper analyses the characteristics of output LC filters for PWM inverters terms of the L-C combinations. Practical circuit conditions such as no-loads, full resistive-loads, and inductive-load conditions are considered in the analysis. This paper proposes a LC filter design method for PWM inverters considering both the voltage dynamics and the inverter stack size. An experimental PWM inverter system based on the proposed output LC filter design guideline is built and tested.
I. INTRODUCTION
PWM inverters are widely used in various applications, such as Adjustable Speed Drives (ASD), Active Power Filters (APF), Dynamic Voltage Restorers (DVR), Uninterruptible Power Supplies (UPS), and Distribution Static Compensators (DSTATCOM) [1] - [5] .
First-order passive L-type filters are normally used on the AC side of PWM inverters when the output AC current is the main control target. The main purpose the of L-type filter is to attenuate the current ripples that result from inverter switching [6] , [7] . This type of filter has a restriction in low-switchingfrequency applications of high-power PWM inverters due to the inevitable large filter size.
An alternative filter configuration is the third-order LCLtype filter, which can achieve a reduced level of current harmonics with less total filter inductance at lower switching frequencies. On the other hand, LCL-type filters can cause steady-state and transient problems with the output current due to resonance [13] - [19] .
Second-order passive LC-type filters have been widely used on the AC terminals of PWM inverters when the output voltages are the main control targets [20] , [21] . The main purpose of the LC filters is to attenuate the voltage ripple that stems from inverter switching.
The output voltage on the LC filter capacitor is controlled by switching the PWM inverter, where the LC filters introduce a time delay and cause resonance in the output AC voltage. Thus Manuscript received May 25, 2010 ; revised Nov. 12, 2010 † Corresponding Author: hyoskim@kongju.ac.kr
Tel: +82-41-521-9167, Fax: +82-41-563-3689, Kongju Nat'l Univ. * School of Electrical Eng., Seoul National University, Korea various approaches have investigated regulating the output voltage across the LC filter capacitor. Rotational frame DQ controllers are becoming the industry standard for threephase discrete control systems in these applications [20] - [24] . A deadbeat control method was adopted for the highperformance vector control system of an AC motor using a low-switching-frequency (2 kHz) PWM inverter with an output LC filter [25] . Excellent high-dynamics of the output voltage have been realized using the proposed deadbeat control algorithm. Together with the deadbeat controller, a neural network-based estimation unit was proposed with low computational demand to estimate the interfacing parameters and the grid voltage vector simultaneously in real time [23] . The proposed control algorithm was stable and generated minimal low-order harmonics even with a 60% mismatch in the filter inductance. Resonant filters have been invented that are capable of sensing major low-order harmonics across the filter capacitor voltage. The low order harmonics are offset by each harmonic rotational frame DQ controller separately to obtain the sinusoidal load voltages in DVR systems [24] .
In addition to the voltage distortion of LC filters during steady-state operation, very large voltage overshoot can occur at the filter capacitor when inverters respond in a step-wise manner to the transient state [22] , [23] . The voltage overshoot can be dampened out by generating the proper damping voltage with a voltage controller. Sensing the capacitor current of the output LC filter in a feedback control system provides good dynamics as regards the sinusoidal output voltage across the filter capacitor [26] . The capacitor current is fed forward to an inverter voltage controller to obtain high dynamics of the capacitor voltage [21] . This method achieves maximum control bandwidth up to the output filter cutoff frequency without using nested control loops. Similar active damping schemes have been accomplished by sensing and offsetting the harmonics of the filter the capacitor voltage [27] .
The aforementioned voltage controllers can therefore attenuate the lower-order voltage harmonics on the filter capacitors. However, the higher-order voltage harmonics that result from PWM switching can be attenuated not by a controller but by a passive LC filter.
The attenuation effect of LC filters can be increased by decreasing the filter cut-off frequency against the switching frequency of inverters according to -40log ( f sw / f cutoff ) [dB] . However, the filter cut-off frequency limits the control bandwidth of inverter systems. Increasing the control bandwidth is important not only for fast operation of the inverter system but also for precise voltage compensation without a phase delay at higher-order harmonics. Thus, there is a trade-off between the attenuation effect and the control bandwidth in the design of LC filters.
Another issue is the large amount of transient current that flows through the inverter switches when inverters are requested to generate a significant amount of voltages suddenly in a step-wise manner. In this case, inverter switches should supply a very large amount of charging current in a very short time to build up the capacitor voltage to the requested level. When the transient charging exceeds a certain limit, the control system should decrease the current by reducing the inverter voltage instantly. Otherwise, the inverter system may be tripped by an over-current limitation.
However, when the inverter voltage is instantly reduced by the current protection mechanism, active damping may not work properly, increasing the danger that the output voltage will oscillate severely in a transient state. This problem can be solved by the over-sizing of the inverter switches, which inevitably results in increased costs. This paper proposes LC filter design methods that minimize the transient current overshoot problem without decreasing the active damping performance of inverter systems.
There are infinite combinations of filter inductance and filter capacitance for a given filter cutoff frequency. Intuitively, the current ripple of a PWM inverter can decrease when the filter inductance increases. However, the output AC voltage becomes more sensitive to the load current disturbance due to the comparatively small value of the filter capacitance. Moreover, large filter inductors not only increase the cost and weight of the output filters but also increase voltage stress on the inverter switches, as the voltage drop of the inductor results in a loss of the inverter output voltage [28] , [29] . This paper analyses the characteristics of output LC filters for PWM inverters while considering the L-C combinations. Practical circuit conditions such as the no-load, full resistiveload, and inductive-load conditions are considered in the analysis. Based on the analysis, a novel filter design method that guarantees good control dynamics and that minimizes the transient current overshoot is proposed. The proposed design method is verified in an experimental setup.
II. ANALYSIS OF PWM INVERTER SYSTEM
The single-phase equivalent circuit of an inverter system is described in Fig. 1 . Here, VINV is the inverter output voltage, L f is the filter inductor, C f is the filter capacitor, and R f is the series-equivalent resistance that exists through the filter inductor and inverter switches. If the PWM inverter system is controlled properly, three controlled voltages can be generated by the inverter controller described below.
A. Output Regulating Voltage
The output regulating voltage V Com regulates the output terminal voltage of a PWM inverter system. When the oscillationdamping voltage V Damp and the disturbance -rejection voltage V Disturb are ideally controlled, the load current disturbance becomes completely decoupled and the system-damping factor reaches a state of unity. Hence, the output LC filter serves as a time-delay component with a delay time of 2/ω f in a steady state.
Thus, the instantaneous load voltage V Load can be regulated precisely to the reference load voltage V * Load when the time delay is pre-compensated according to equation (1) in a steady state.
where, ω f = 1/ L f C f : filter cut-off frequency.
B. Oscillation-Damping Voltage
The damping coefficient can be increased electronically by generating the oscillation-damping voltage V Damp according to equation (2) . According to equation (2), V Damp is proportional to the inverter current with a negative coefficient
Thus, the oscillation-damping voltage V Damp acts as the series resistance with R f which results in a total equivalent resistance of (1 + a)R f that is connected in series with the filter inductor, L f . Thus the effective system-damping factor ξ c can be increased according to equation (3) .
Therefore, the control gain of the oscillation-damping voltage K Damp = −aR f is determined by equation (4) .
C. Disturbance-Rejection Voltage
As the oscillation-damping voltage V Damp causes an increase in the equivalent series resistance of the PWM inverter, the output voltage can be slightly different from the output regulating voltage V Com depending on the load current. The magnitude of the output voltage decreases and its phase shifts from the output regulating voltage V Com when the load is reactive. When the load current is non-sinusoidal, the output voltage can be further distorted by the voltage drop across the equivalent series resistance (1 + a)R f and the filter inductance L f . The disturbance-rejection voltage V Disturb should be generated by according to equation (5) to remove the voltage distortion due to the load current disturbance.
D. Equivalent Voltage Drop
The total voltage drop that occurs from the oscillationdam ping voltage V Damp and the disturbance-rejection voltage V Disturb can be calculated by equation (6) .
Here, the equivalent voltage drop V Drop of a properly controlled PWM inverter system is only determined by the filter capacitor current. Thus, the single-phase equivalent circuit of the PWM inverter system shown in Fig. 2 can be simplified, as shown in Fig. 3 . Here, the derivative operator in sL f is very difficult to implement in discrete control systems because the sampling frequency causes an enormous amount of noise in the derivative operator in discrete control systems. However, around the utility frequency band, sL f can be neglected as the value of (1 + a)R f is designed around the rated load impedance Z rated , which is usually 10 times larger than the filter reactance sL f = 2π f o L f , which is designed at about 10% of the rated load impedance, i.e., 0.1 × Z rated . Here f o is the utility frequency. The equivalent voltage drop V Drop causes an error in the reference load voltage.
III. ANALYSIS OF THE OUTPUT LC FILTER
The peak value of the inverter output current is an important factor in designing the inverter stack size. The inverter current rating is normally determined by the filter impedance and the rated load impedance in a steady state. However, in a transient state, where the inverter should synthesize the output voltage rapidly, an instantaneous inverter current may exceed its rated peak value due to the charging current flowing into the filter capacitor.
The target of equation (3) is to design a proper control gain a, that can obtain the desired system-damping factor ξ c of the filter capacitor voltage. By selecting the proper control gain a, any control damping factor can be realized for every filter ratio. However, even for equal system-damping factors, the current overshoot may be different according to the filter ratio. As shown in the simulation waveforms in Fig. 4 , the inverter current overshoot becomes larger at a low filter ratio for equal system-damping factors of filter capacitor voltages.
When the transient current of a PWM inverter exceeds its rated peak value, it must be limited by decreasing the inverter output voltage to protect the inverter switches from an over-current fault. In this case, the control dynamics of the output voltage is detrimentally affected by the transient current overshoot.
Conventionally, this type of transient current problem was solved via the over-sizing of the inverter switches, which increases the cost. This paper proposes a design guideline for LC output filters that does not generate the transient current overshoot problem without increasing the size of the inverter switches. time delay of output LC filters have been exploited as the leadlag controller described by equation (1) no longer applies in a transient state. However, this paper simply uses a simple feed-forward controller for regulation of the output voltage, i.e., V * Load = V Com = √ 2V for simplicity, as developing the output voltage controller itself is outside the scope of this paper.
A. Equivalent Circuit With No Load
The inverter current can be calculated by equation (7).
The inverter current described by equation (7) has a maximum value when the time equals the result of equation (8).
Thus maximum inverter current can be calculated by equation (9) .
Given that I INV Max < √ 2I, where I = V/Z Load , the ratio between the filter inductance and the filter capacitance should be limited by equation (10) .
Here, Z Load is the rated load impedance. If we let acos(ξ c ) = α, we can obtain following relationship:
Thus for simplicity, the lower boundary of the filter ratio can be concisely expressed by equation (12) .
When the filter ratio is set to a value larger than the lower bound defined by equation (12), there is no overshoot in the inverter current at no load.
B. Equivalent Circuit with a Full Load
Although output LC filters are the main cause of inverter current stress in a transient state, load current sometimes adds to the current stress. Inductive loads do not increase the current stress in a transient state, as the load current increases smoothly after the load terminal voltage is established. However, when the load is purely resistive, the load current cannot be neglected because it increases sharply in proportion to the established load voltage.
The equivalent circuit of a PWM inverter system with a full load is described in Fig. 6 , where the inverter output current I Inv is the sum of the filter capacitor current I Cap and the load current I Load . Here, the oscillation-dam ping voltage V Damp and the disturbance-rejection voltage V Disturb are assumed to be controlled ideally. In the worst-case scenario, the reference load voltage with a magnitude of V * Load = √ 2V is suddenly required of the PWM inverter system at time t = 0. The worstcase scenario can also occur when the load impedance is purely resistive, e.g., Z Load = R Load .
When the output regulating voltage V Com is regulated precisely to the reference load voltage V Load * by a normal feedforward controller, the load voltage can be calculated by equation (13) .
Thus, the filter capacitor current I Cap and the load current I Load can be calculated by equation (14) and equation (15), respectively.
When the filter ratio is determined by L f /C f = R Load /2ξ c , which is a critical value when R Load = (1 + a)R f , the filter capacitor current can be expressed by equation (16) .
The inverter output current i Inv (t)in the time domain can then be calculated by the sum of the filter capacitance current i Cap (t)and the load current i Load (t), as expressed by equation (17) .
The inverter current reaches its maximum value at t m = 2 · cos −1 ξ c /(ω f 1 − ξ 2 c ). Therefore, the maximum inverter current can be calculated by equation (18) .
When the filter ratio is set to twice the critical ratio, L f /C f = R Load /ξ c , the maximum inverter current can be calculated by equation (19) . Fig. 7 shows the inverter current overshoot calculated by equations (18) and (19) depending on the filter ratio when the system-damping factor ranges from 0.5 to 0.9. The proposed theory can be applied to the entire range of the system-dam ping factor. However, because the normal control target of the system-damping factor on the capacitor voltage is usually around 0.5˜0.9, system-damping factors lower than 0.5 or higher than 0.9 are not considered in this paper. When the filter ratio is set to a critical value, the inverter current overshoot decreases according to the system-damping factor; this is always higher than 1.15, as shown in Fig. 7 . When the filter ratio is set to twice the critical value, the inverter current overshoot is always less than 1.0.
Thus, in purely resistive loads, the filter ratio may be set to the upper bound, as L f /C f < R Load /ξ c , to maintain the inverter output current under the rated peak value in a transient state. When the load is highly inductive, the filter ratio can be set to the lower bound, as expressed by (12) . A lower filter ratio is preferred because large filter inductors have a detrimental effect on the load current disturbance, leading to cost and weight issues related to the output LC filters and voltage stress on the inverter. Therefore, this paper proposes a filter design guideline for determining the filter ratio according to equation (20) .
Here, the upper bound is for a purely resistive full load, the lower bound is for no load, and the middle region is for inductive loads or partial loads.
By combining equation (4) with the upper bound of equation (20), the gain of the oscillation-damping controller is as follows:
Therefore, this paper proposes a LC-filter design step as follows; 1) Determine the filter cut-off frequency referring to the inverter switching frequency, 2) Determine the filter ratio referring to the rated load impedance and the control-damping coefficient,
3) Calculate the control gain of the oscillation-damping controller,
IV. EXPERIMENTAL RESULTS Fig. 8 shows the experimental setup that verifies the proposed design method for the output LC filter. The experiment was performed on a single-phase inverter module. The experimental conditions are shown in Table I . A sinusoidal reference load voltage was applied when its magnitude was at the maximum value of 120V. The inverter was composed of 4 IGBT switches with a switching frequency of 10 kHz. The sampling time of the digital control system is 10 kHz.
As the filter cutoff frequency was set to 840Hz, as shown in Table I , the control bandwidth of the proposed controller reached 840Hz, which allowed the PWM inverter system to synthesize the voltage harmonics up to the 13TH order. The harmonic attenuation at the switching frequency was about -43dB; hence, only 0.7% of the voltage ripple caused by inverter switching remained in the output load voltage as noise. Fig. 9 shows the experimental waveforms of the transient response when the system-damping factor is set to 1.0 and the load is purely resistive. Fig. 9(a) shows the waveforms when the filter ratio between the inductor and the capacitor was designed as L f /C f = Z Load according to the upper bound of equation (20) . While the load current settles around 21.6 A, the inverter current overshoots to around 24A in its center value, which indicates that the inverter current reaches approximately 1.1 times its rated peak current. Considering the normal safety Fig. 9 . Experimental waveforms when the sampling time and the PWM switching frequency are 10kHz, the system-damping factor is 1.0, and the load is purely resistive (horizontal axis: 0.2ms/div, vertical axis:
factors of IGBT switches, this amount of over-current is practically acceptable. Fig 9(b) shows the wave forms when the filter ratio was adjusted to L f /C f = Z Load /4. by replacing the load resistor with 20Ω, which is four times larger than the case shown in Fig. 9a . While the load current settles around 4A, the inverter current overshoots to approximately 19A in its center value, which indicates that the inverter current reaches nearly 4.75 times its rated peak current. This over-current may conflict with typical safety factors of IGBT switches. The output load voltage v Cap also shows some oscillatory behavior. Fig. 10 shows the experimental waveforms of the steady state response of the proposed inverter system with the same filter combination described in Fig. 9 . The peak value of the inverter ripple current in a steady state reaches around 1.2 times the rated peak value in Fig. 10a , where the filter ratio was designed according to L f /C f = Z Load . It reaches nearly 1.8 times to the rated peak value in Fig. 10b where the filter ratio was designed according to L f /C f = Z Load /4. In both cases, the THD value is close to 1.8%. 
V. CONCLUSIONS
This paper analyzed the characteristics of LC filters as they relate to the filter capacitor voltage and the filter inductor current of PWM inverters in a transient state. When PWM inverters are required to generate a sudden output voltage in a step-wise manner, inverter switches should supply a very large amount of charging current into the filter capacitor, which increases the inverter stack size. This paper proposed a novel filter design method for the output LC filters of PWM inverters which does not generate unnecessarily high current stress in the inverter switches nor degrade the control performance of the inverter system.
Experimental results have verified that the proposed output LC filter ensures minimum transient current overshoot and good control dynamics for PWM inverter systems.
